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548 | Nanoscale, 2013, 5, 548–551Nanosheet thickness-modulated MoS2 dielectric
property evidenced by ﬁeld-eﬀect transistor
performance†
Sung-Wook Min,‡a Hee Sung Lee,‡a Hyoung Joon Choi,a Min Kyu Park,b
Taewook Nam,c Hyungjun Kim,c Sunmin Ryub and Seongil Im*aWe report on the nanosheet-thickness eﬀects on the performance of
top-gate MoS2 ﬁeld-eﬀect transistors (FETs), which is directly related
to the MoS2 dielectric constant. Our top-gate nanosheet FETs with
40 nm thin Al2O3 displayed at least an order of magnitude higher
mobility than those of bottom-gate nanosheet FETs with 285 nm
thick SiO2, beneﬁting from the dielectric screening by high-k Al2O3.
Among the top-gate devices, the single-layered FET demonstrated
the highest mobility of 170 cm2 V1 s1 with 90 mV dec1 as the
smallest subthreshold swing (SS) but the double- and triple-layered
FETs showed only 25 and 15 cm2 V1 s1 respectively with the
large SS of 0.5 and 1.1 V dec1. Such property degradationwithMoS2
thickness is attributed to its dielectric constant increase, which could
rather reduce the beneﬁts from the top-gate high-k dielectric.Graphene and related two-dimensional (2D) nanosheet materials
have been studied withmuch attention in view of their applications
to future nanoelectronics.1,2 These 2D materials have initially been
prepared by the exfoliationmethod.2,3 Graphene has its high carrier
mobility (m) over 100 000 cm2 V1 s1 but also reveals intrinsic
limitations caused by its rather small bandgap (Eg).4–6 Even though
signicant eﬀorts to open up the bandgap of graphene were made
modifying its form into a nano-ribbon, the gap turned out to be only
around 200 meV while the intrinsic mobility was seriously reduced
to200 cm2 V1 s1.7,8 Very recently, molybdenum disulde (MoS2)
layers appeared to overcome the dilemma of graphene as an alter-
native nanosheet material.9–15 Although Eg of bulkMoS2 is known to
be1.2 eV of indirect type, a few angstrom-thin single-layeredMoS2
has recently been reported to exhibit a direct bandgap of 1.8 eV, aSeoul 120-749, Korea. E-mail: semicon@
2-2123-2842
ee University, Yongin, Gyeonggi 446-701,
ering, Yonsei University, Seoul 120-749,
tion (ESI) available. See DOI:
is work.high mobility of 200–350 cm2 V1 s1, and a high on/oﬀ current
ratio of 106–108 along with a very low subthreshold swing (SS) when
used as the channel of a top-gate transistor with thin high-k oxide,
which provides dielectric engineering for mobility enhance-
ment.15–21 However, as the nanosheet thickness increases, the
mobility appears to decrease and the detailed mechanisms for
mobility change due to theMoS2 thickness still remain unclear.16 In
the present work, we demonstrated top-gate eld-eﬀect transistors
(FETs) with single- to triple-layered MoS2 nanosheets adopting a
40 nm thin atomic layer deposited (ALD) Al2O3, and also claried
the nanosheet thickness-involved issues: mobility and SS changes.
Our nanosheet FET with a single-layered MoS2 channel exhibited a
maximum mobility of 170 cm2 V1 s1, which systematically
decreases to 25 and 15 cm2 V1 s1 with double- and triple-layered
MoS2 as respective channels.
Surface-cleaned 285 nm thick SiO2/p
++-Si wafer was chosen as
the substrate for our n-type MoS2 nanosheet transistor with Au
source/drain (S/D) electrodes, since 285 nm was reported as an
optimal thickness to identify few-layered dichalcogenide.22,23 Indeed,
each exfoliatedMoS2 ake showed a distinctive optical contrast with
thinner akes exhibiting less optical density, which enabled fast
screening of few layered-akes under the optical microscope.
Fig. 1(a) and (b) display a MoS2 ake which was caught via photo-
lithography to contact with patterned Au for S/D. Since the ake size
was as long as 10 mm, a 5 mm long channel was available for our
device (W/L ratio was 1). Fig. 1(c) illustrates a 3D scheme of our
FETwith aMoS2 nanosheet and a 40 nm thin Al2O3 dielectric, which
was obtained by atomic layer deposition (ALD) at 200 C. Fig. 1(d)
shows Raman spectra obtained from many nanosheets assigned to
single- to 6-layered MoS2 akes spanning5 5 mm2. As shown by
the previous report,24 the frequency diﬀerence between E2g
1 and A1g,
the two prominent Raman-active modes of 2H-MoS2 crystals,
increases stepwise with the number of layers. The inter-peak sepa-
ration or frequency diﬀerence for the thinnest ake in Fig. 1(d)
was18.0 cm1 which is in excellent agreementwith that for single-
layered MoS2.24 Our results are also consistent with theoretical
calculations based on the density functional perturbation theory.25
Conrming the layer number of exfoliated akes by Raman spectra,This journal is ª The Royal Society of Chemistry 2013
Fig. 1 Optical microscopy images of (a) a few-layered MoS2 ﬂake on 285 nm
thick SiO2 and (b) the ﬂake contacted with Au for S/D electrodes. (c) Three-
dimensional schematic view of a transistor with a single-layered MoS2 nanosheet.
(d) Raman spectra of 1–6 layered MoS2 ﬂakes, along with inset ﬁgures for two
representative Raman-active modes, E2g
1 and A1g.
Communication Nanoscale
Pu
bl
ish
ed
 o
n 
03
 D
ec
em
be
r 2
01
2.
 D
ow
nl
oa
de
d 
by
 P
oh
an
g 
U
ni
ve
rs
ity
 o
f S
ci
en
ce
 a
nd
 T
ec
hn
ol
og
y 
on
 0
8/
05
/2
01
5 
08
:3
5:
38
. 
View Article Onlinewe selected single- to triple-layered MoS2 as the channel for our
nanosheet transistor. (The thickness of monolayer MoS2 was
measured by previous researchers to be 0.65 nm.)15
Fig. 2(a) and (b) respectively show the drain current–gate voltage
(ID–VG) transfer curves and linearmobility (mlin) plots of bottom-gate
FETs with a 285 nm thick SiO2 dielectric (Fig. 2(b), inset) with the
three diﬀerent MoS2 nanosheet channels: single, double, and triple
layered MoS2. With the increase of the layer number, the drainFig. 2 (a) The transfer and (b) linear mobility curves of bottom gate-controlled
FETs with 1, 2, and 3 layeredMoS2. The inset shows a 2D schematic of the devices.
Output curves of bottom gate FETs of (c) single- and (d) triple-layered MoS2
channel with Au S/D electrodes.
This journal is ª The Royal Society of Chemistry 2013current (ID) and linear mobility (mlin) apparently decrease as shown
in the gures. According to the mobility plots, the highest
maximummobility of the nanosheet FET was obtained from single
layered MoS2 to be13 cm2 V1 s1 but the mobility appears to be
only1 cm2 V1 s1 with the triple layeredMoS2 channel, primarily
because the inter-layer scattering of electrons reduces the mobility
in the source-to-drain transport while such scattering would be
subdued in the single-layered channel.26 However, according to
previous reports, these bottom-gate mobility results may not always
be depending on the MoS2 thickness but more sensitively depend-
ing on the density of local states between MoS2 and SiO2, even
though one tries to fabricate the bottom-gate MoS2 FETs using the
same experimental conditions; so a broad range of linear mobility
has been reported for bottom-gate MoS2 FETs.27–29 The mlin was
estimated and plotted as a function of gate voltage (VG), based on
the following equations: gm(VG) ¼ dID/dVG (transconductance) and
mlin ¼ (gm/CoxVD)  (L/W), where Cox is the dielectric capacitance.
Fig. 2(c) and (d) show that our single- to triple-layered MoS2 chan-
nels have good ohmic contacts with Au S/D electrodes.
The linear mobility of the MoS2 nanosheet FETs suddenly
increases by at least an order of magnitude if equipped with our
40 nm thin Al2O3 top-gate dielectric (see the inset of Fig. 3(b) for the
top-gateFETscheme).Accordingto thetransfercurvesofFig.3(a), the
top-gate controlled nanosheet FETs display 12, 5, and 1.5 mA of on-
current ID respectively with single, double, and triple layered MoS2
under VD¼ 0.5 V. Themobility plots in Fig. 3(b) display 170, 25, and
15cm2V1 s1as therespectivemaximumlinearmobilitiesof single,
double, and triple layered MoS2 FETs. Such highly enhanced
mobilities and ID current, which are at least an order of magnitude
higher than those of bottom-gate devices, can only be explained by
dielectric screening eﬀects from the high-k top-dielectric overlayer
(k  7 in ALD Al2O3).21 The on/oﬀ ID ratio was 5 105 to 106 for all
cases. The high-k overlayer eﬀects were again conrmed by bottom-
gate controlledFETswithdouble layeredMoS2 as respectively shown
inthetransfercurvesandmobilityplotsofFig.4(a)and(b).According
to the transfer curves in Fig. 4(a), the bottom-gate FET with an Al2O3
overlayerdisplaysapparentlyhigher IDbyanorderofmagnitudethan
that of the other bottom-gate device without the top layer. The linear
mobility of the bottom-gate controlled FET with the overlayer
appeared almost similar to that of the top-gate control device to be
25–30 cm2 V1 s1 (Fig. 4(b)), even though the SS values of top- and
bottom-gate FETs are very diﬀerent from each other.Fig. 3 (a) The transfer and (b) linear mobility curves of 1, 2, and 3 layered MoS2
top gate FETs with a 40 nm thin Al2O3 dielectric. The inset shows the 2D schematic
of our top gate devices.
Nanoscale, 2013, 5, 548–551 | 549
Fig. 4 (a) The transfer and (b) linear mobility curves of double-layered MoS2
bottom gate FETs with and without Al2O3 overlayer as compared to the top gate
FETwith an Al2O3 dielectric. The inset shows the 2D schematic of this bottom gate
FET with an Al2O3 overlayer.
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View Article OnlineAs shown above, we could initially notice that the mobility of
MoS2 nanosheets is enhanced with the high-k overlayer due to the
dielectric screening, whether the high-k overlayer plays as a gate
dielectric or just an overlayer. Besides, the mobility of our FETs
appears modulated and actually reduced with the MoS2 nanosheet
thickness whether the device is bottom-gate- or top-gate-controlled;
it was primarily attributed to the thickness-induced (inter-layer)
carrier scattering.26 However, there exists another noticeable
phenomenon which is also thickness-related: SS degradation with
the nanosheet thickness. The thickness-induced SS degradation is
particularly apparentwith the top-gateMoS2 FETs (Fig. 3(a)) and this
should be properly explained along with the mobility reduction.
According to a well-known theory, the SS value of FETs originates
from an equation below:30,31
SS ¼ ðln 10ÞðkT=qÞ
h
1þ qxox
 ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
q23chNbt=kT
p
þ qDit
.
3ox
i
; (1)
where kT ¼ 0.026 eV at room temperature, 3ch and 3ox are the
respective dielectric constants of the channel semiconductor and
oxide dielectric, xox is the dielectric oxide thickness, Nbt and Dit are
respectively the near-interface-bulk trap density and the interface
trap density-of-states (DOS) at the channel/dielectric interface trap
as energy-independent average values; their units are cm3 and
cm2 eV1, respectively. If we assume that the single-, double-,
and triple-layered MoS2–Al2O3 interfaces have almost the same and
negligible interface trap DOS, Dit, above eqn (1) becomes mostly
dependent on the following four factors:
ﬃﬃﬃﬃﬃﬃ
3ch
p
,
ﬃﬃﬃﬃﬃﬃﬃ
Nbt
p
, xox, and 3ox.
(Since we prepared the diﬀerent-layered MoS2 ake samples in the
same way, the process-contamination-induced Dit would be almost
the same for all FETs.)
According to our Fig. 3(a), the SS of the top-gate FET with single-
layered MoS2 was as small as 90 mV dec
1 while the SS decreases
with the layer thickness or layer number (0.5 and 1.1 V dec1 for
double and triple layers). It is very likely that 3ch is closely related to
theMoS2 thickness as the band gap does; larger theMoS2 thickness,
so its 3ch does become larger until the thickness reaches the bulk
state. Nbt may also be dependent on the nanosheet thickness,
possibly existing at the MoS2 inter-layer locations. If 3ch and Nbt are
irrelevant to theMoS2 thickness and rather identical for all theMoS2
nanosheets, the SSmust be almost the same, which is, however, not
matched to our experimental results at all. Interestingly, very recent550 | Nanoscale, 2013, 5, 548–551theoretical study supports the thickness-dependent 3ch which
increases withMoS2 layer thickness.25,32 According to the theoretical
results, dielectric constants of MoS2 increase with the nanosheet
thickness, which is opposite to the band gap behavior.16,20 Unless
the surface roughness of the single-, double-, and triple MoS2 layers
or the trap densities at the three MoS2–Al2O3 interfaces are much
diﬀerent from one another, the thickness-dependent change of the
nanosheet dielectric constant would be the main contribution able
to explain the SS degradation.
Intrigued with the thickness-induced 3ch change, we have fabri-
cated another set of top-gate nanosheet FETs with a high-k organic
gate-dielectric, which used to be a 200 nm thick ferroelectric organic
polymer [P(VDF-TrFE); k  7], to observe the MoS2 thickness-
dependent SS changes. According to the transfer curves of ferro-
electricmemory FETswithMoS2 nanosheets (ESI, Fig. S1†), the SS of
the ferroelectric memory FET with single-layered MoS2 again
appears to be smallest along with the largest memory window while
it degrades with the nanosheet thickness that causes memory
window decrease.33 Unlike the cases of top-gate FETs, our bottom-
gate nanosheet FETs in Fig. 2(a) and (b) did hardly show clear signs
of such SS diﬀerence for single-, double-, and triple-layered MoS2
FETs. It is probably because their SS values are already too large to
show visible SS diﬀerences in view of eqn (1), according to
which large SS values for all FETs are expected from low-k gate oxide
(3SiO2¼ 3.9 3o) thickness (xox¼ 285 nm). In spite of the bottom-gate
structure, a very small SS value is achievable if we use high-k thin
oxide as a gate dielectric, since that approach again meets the
conditions for a small SS in eqn (1).27
As a nal point, it could be worthwhile to understand that the
mobility decrease of our top-gate MoS2 nanosheet FETs in Fig. 3(b)
is closely related to the dielectric constant increase with the MoS2
thickness. Although the inter-layer scattering is already expected to
be a generally known source of mobility loss in a low dimension
channel, the dielectric constant increase with 2D nanosheet thick-
ness could be another impelling one. If the increased 3ch competes
with (high-k) 3ox, the source-to-drain electric eld could not be
conned to the channel thickness, and as a result, the high
mobility-enabling mechanism by top-gate high-k dielectric engi-
neering possibly becomes invalidated. Hence, the channel mobility
is so closely related to the thickness of the MoS2 nanosheet in the
two aspects: inter-layer scattering and degradation of dielectric
engineering (or degradation of SS).Conclusions
In summary, the nanosheet-thickness eﬀects on the performance of
MoS2 FETs were studied. Our top-gate nanosheet FETs with 40 nm
thin Al2O3 displayed at least an order of magnitude higher mobility
and smaller SS than those of bottom-gate nanosheet FETs with 285
nm thick SiO2, beneting from the dielectric screening by high-k
Al2O3. Among the top-gate devices, the single-layer FET demon-
strated the highest mobility of170 cm2 V1 s1 with 90 mV dec1
as the smallest SS but the double- and triple-layered FETs showed
only 25 and 15 cm2 V1 s1 respectively with the large SS of 0.5
and 1.1 V dec1. Such property degradations with MoS2 thickness
are actually attributed to the dielectric constant increase. The most
superior device performance would be expected from a top-gateThis journal is ª The Royal Society of Chemistry 2013
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View Article Onlinesingle layered MoS2 FET with a high-k dielectric, and the double-
and triple-layered FETs could be promising only under a very high-k
top-gate dielectric, of which the constant is even higher than that of
thick MoS2.
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